1. A.Cohen, M.Sigler, S.Girbal, O.Temam, D.Parello, and N.Vasilache. Facilitating the search for compositions of program transformations. Proc. of ICS, pages 151–160, 2005.
2. Trimaran 2.0: An Infrastructure for Research in Instruction-Level Parallelism. http://www.trimaran.org , 1999.
3. R.Banakar, S.Steinke, B.Lee, M.Balakrishnan, and P.Marwedel. Scratchpad memory: design alternative for cache on-chip memory in embedded systems. Proc. of the 10th Intnl. Symposium on Hardware/software Codesign, CODES’02, pages 73–78, May 2002.
4. J.Absar. Locality Optimization in a Compiler for Embedded Systems. PhD thesis, KULeuven, July 2007.
5. J.Absar, P.Raghavan, A.Lambrechts, M.Li, M.Jayapala, and F.Catthoor. Locality optimizations in a compiler for wireless applications. Design Automation of Embedded Systems (DAEM), April 2008.