1. J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, and J. Hwang. Symbolic model checking: 1020 states and beyond. Information and Computation, 98(2):142–170, 1992.
2. E.M Clarke, O. Grumberg, H. Hiraishi, S. Jha, D.E. Long, K.L. McMillan, and L.A. Ness. Verification of the Futurebus+ cache coherence protocol. In L. Claesen, editor, Proc. of the 11th Int. Symp. on Computer Hardware Description Languages and their Applications. North-Holland, April 1993.
3. M. Gordon. Why higher-order logic is a good formalism for specifying and verifying hardware. In Formal Aspects of VLSI Design, pages 153–177. Elsevier Science Publishers (North Holland), 1986.
4. J.J Joyce and C.-J.H. Seger. Linking BDD-based symbolic evaluation to interactive theorem proving. In Proc. of the 30th Design Automation Conf., ACM, 1993.
5. R. Kurshan and L. Lamport. Verification of a multiplier: 64 bits and beyond. In C. Courcoubetis, editor, Proc. of 5th CAV, volume 697 of Lect. Notes in Comp. Sci., pages 166–179. Springer-Verlag, 1993.