A pattern recognition system using evolvable hardware-Reference-Cited by-同舟云学术

A pattern recognition system using evolvable hardware

Published:1996 Issue: Volume: Page:761-770
ISSN:0302-9743
Container-title:Parallel Problem Solving from Nature — PPSN IV
language:
Short-container-title:

Author:

Iwata Masaya,Kajitani Isamu,Yamada Hitoshi,Iba Hitoshi,Higuchi Tetsuya

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/3-540-61723-X_1039

Reference9 articles.

1. Goldberg D., “Genetic Algorithms in Search, Optimization, and Machine Learning” Addison Wesley, 1989.

2. Goldberg D. et al., “Rapid Accurate Optimization of Difficult Problems using Fast Messy Genetic Algorithms” Proc. 5th Int. Joint Conf. on Genetic Algorithms (ICGA93), 1993.

3. Higuchi T. et al., “Evolvable Hardware with Genetic Learning” in Proc. Simulation of Adaptive Behavior, MIT Press, 1993.

4. Higuchi T. et al., “Evolvable Hardware with Genetic Learning” in Massively Parallel Artificial Intelligence (eds. H. Kitano), MIT Press, 1994.

5. Higuchi T. et al., “Evolvable Hardware and its Application to Pattern Recognition and Fault-tolerant Systems” in 1st Int. Workshop Towards Evolvable Hardware, Springer Verlag, 1996.

Cited by 25 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. AVERT: An Automatic Verilog Testbench Generation Tool for Grammatical Evolution;2022 33rd Irish Signals and Systems Conference (ISSC);2022-06-09

2. Evolvable Hardware State of the Art;Proceedings of the International Conference on Computing and Communication Systems;2021

3. Online Evolvable Pattern Recognition Hardware;Evolutionary Image Analysis and Signal Processing;2009

4. Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware;IET Computers & Digital Techniques;2008

5. Automated Design Approach for Analog Circuit Using Genetic Algorithm;Computational Science – ICCS 2007;2007