1. IBM Technical Report RJ 8300 (75661);N. Alon,1991
2. Alon, N., & Bruck, J. (1994). Depth-2 Threshold Logic Circuits for Logic and Arithmetic Functions. Patent US 5357528.
3. Beiu, V., Peperstraete, J.A., Vandewalle, J., & Lauwereins, R., (1994a). Area-Time Performances of Some Neural Computations. In P. Borne. T. Fukuda & S.G. Tzafestas (Eds.): Proc. IMACS Intl. Symp. on Signal Proc. Robotics and Neural Networks, Lille, France (pp. 664–668). Lille: GERF EC.
4. Beiu, V., Peperstraete, J.A., Vandewalle, J., & Lauwereins, R., (1994b). On the Circuit Complexity of Feedforward Neural Networks. In M. Marinaro & P.G. Morasso (eds.): Proc. Intl. Conf. on Artif. Neural Networks, Sorrento, Italy (pp. 521–524). Springer-Verlag.
5. Beiu, V., Peperstraete, J.A., Vandewalle, J., & Lauwereins, R., (1994c). Optimal Parallel Addition Means Constant Fan-In Threshold Gates. In Proc. Intl. Conf. on Technical Informatics, Timisoara (vol. 5, pp. 166–177). Timisoara: Technical University of Timisoara Press.