1. T. Blank, “A survey of hardware accelerators used in computer-aided design,” IEEE Design & Test of Computers, Vol. 1, No. 3, pp. 21–39, August 1984.
2. H. Fleisher and L. I. Maissel, “An introduction to array logic,” IBM Journal of Research and Development, Vol. 19, pp. 98–109, March 1975.
3. E. I. Muehldorf and T. W. Williams, “Optimized stuck fault test pattern generation for PLA macros,” Dig. Semiconductor Test Symp., Cherry Hill, NJ, October 25–27, 1977, pp. 88–101.
4. D. L. Ostapko and S. J. Hong, “Fault analysis and test generation for programmable logic arrays,” IEEE Trans. Comput., vol. C-28, Sept. 1979, pp. 617–626.
5. J. Smith, “Detection of faults in programmable logic arrays,” IEEE Trans. Computers, vol. C-28, Nov. 1979, pp. 845–853.