Improving power-performance via hybrid cache for chip many cores based on neural network prediction technique-Reference-Cited by-同舟云学术

登录注册会员服务联系我们

Improving power-performance via hybrid cache for chip many cores based on neural network prediction technique

Published:2020-10-03 Issue:8 Volume:27 Page:2995-3006
ISSN:0946-7076
Container-title:Microsystem Technologies
language:en
Short-container-title:Microsyst Technol

Author:

Al-Obaidy Furat^ORCID,Asad Arghavan,Mohammadi Farah A.

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://link.springer.com/content/pdf/10.1007/s00542-020-05048-5.pdf

Reference24 articles.

1. AL-Obaidy F, Asad A, Mohammadi F (2019) Reconfigurable hybrid cache hierarchy in 3D chip-multi processors based on a convex optimization method. In: 2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE), Edmonton, AB, Canada, 2019, pp. 1–6. https://doi.org/10.1109/CCECE.2019.8861876

2. Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: characterization and architectural implications. In: 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto, ON, Canada, 2008, pp. 72–81

3. Binkert N, Beckmann B et al (2011) The gem5 simulator. ACM SIGARCH Comput Architect News 39(2):1. https://doi.org/10.1145/2024716.202471

4. Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2015) Noxim: an open, extensible and cycle-accurate network on chip simulator. In: 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP), Toronto, ON, 2015, pp. 162–163. https://doi.org/10.1109/ASAP.2015.7245728

5. Chen Y, Wong W, Li H, Koh C (2011) Processor caches built using multi-level spin-transfer torque RAM cells. In: IEEE/ACM International Symposium on Low Power Electronics and Design, Fukuoka, 2011, pp. 73–78. https://doi.org/10.1109/ISLPED.2011.5993610

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Power Estimation and Comparison of Heterogenous CPU-GPU Processors;2023 IEEE 25th Electronics Packaging Technology Conference (EPTC);2023-12-05

2. Comparative Analysis of Power Efficiency in Heterogeneous CPU -GPU Processors;2023 Congress in Computer Science, Computer Engineering, & Applied Computing (CSCE);2023-07-24

3. Noise Suppression Using Gated Recurrent Units and Nearest Neighbor Filtering;2022 International Conference on Computational Science and Computational Intelligence (CSCI);2022-12

4. NeuroTower: A 3D Neuromorphic Architecture with Low-Power TSVs;Proceedings of the Future Technologies Conference (FTC) 2022, Volume 3;2022-10-14

5. Predictions optimal routing algorithm based on artificial intelligence technique for 3D NoC systems;Microsystem Technologies;2020-11-16

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号京ICP备18003416号-3