Author:
Xiao Shu,Lai Edmund M. -K.,Premkumar A. B.
Publisher
Springer Berlin Heidelberg
Reference12 articles.
1. Yun, H., Kim, J.: Power-aware modulo scheduling for high-performance VLIW processors, Huntington Beach, California, USA, pp. 40–45 (2001)
2. Yang, H., Gao, G.R., Leung, C.: On achieving balanced power consumption in software pipelined loops, Grenoble, France, PP. 210–217 (2002)
3. Xiao, S., Lai, E.M.K.: A branch and bound algorithm for power-aware instruction scheduling of VLIW architecture. In: Proc. Workshop on Compilers and Tools for Constrained Embedded Syst., Washington DC, USA (2004)
4. Tiwari, V., Malik, S., Wolfe, A., Lee, M.T.: Instruction level power analysis and optimization of software, pp. 326–328 (1996)
5. Gebotys, C.: Power minimization derived from architectural-usage of VLIW processors, Los Angeles, USA, pp. 308–311 (2000)