1. T. Sato, M. Nagamatsu, and H. Tago, “Power and performance simulator: ESP and its application for 100MIPS/W class RISC design,” inProceedings of 1994 IEEE Symposium on Low Power Electronics, San Diego, CA, Oct. 1994, pp. 46–47.
2. P.W. Ong and R.H. Yan, “Power-conscious software design—a framework for modeling software on hardware,” inProceedings of 1994 IEEE Symposium on Low Power Electronics, San Diego, CA, Oct. 1994, pp. 36–37.
3. P. Landman and J. Rabaey, “Black-box capacitance models for architectural power analysis,” inProceedings of the International Workshop on Low Power Design, Napa, CA, April 1994, pp. 165–170.
4. P. Landman and J. Rabaey, “Activity-sensitive architectural power analysis for the control path,” inProceedings of the International Symposium on Low Power Design, Dana Point, CA, pp. 93–98, April 1995.
5. L. W. Nagle, “SPICE2: A computer program to simulate semiconductor circuits,” University of California, Berkeley, No. ERL-M520, 1975.