1. Harris DM, Harris SL (2009) Digital design and computer architecture. Shoeisha, Tokyo (In Japan: Translated by Amano Hideharu, Suzuki Mitugu, Nakajo Hironori, et al.)
2. Hennessy JL, Patterson DA (2014) Computer architecture: a quantitative approach 5/E. Morgan Kaufmann, USA
3. Chu WWS, Dimond RG, Perrott S et al. (2004) Customisable EPIC Processor: Architecture and Tools. Proceedings Design, Automation and Test in Europe Conference and Exhibition, Paris, France, Vol. 3, pp 236–241
4. Nakada T, Kataoka A, Nakashima Y (2009) An instruction scheduling method with VLIW instruction queue for superscalar processors. Inf Process Soc Jpn 2(2):48–62 (in Japanese)
5. Tyson, Romas AL, SI P, et al. (2009) A pipelined double-issue MIPS based processor architecture. International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Kanazawa, Japan, Dec 7–9, 2009, pp 583–586