FPGA-based detection of SIFT interest keypoints-Reference-Cited by-同舟云学术

FPGA-based detection of SIFT interest keypoints

Published:2012-05-30 Issue:2 Volume:24 Page:371-392
ISSN:0932-8092
Container-title:Machine Vision and Applications
language:en
Short-container-title:Machine Vision and Applications

Author:

Chang Leonardo,Hernández-Palancar José,Sucar L. Enrique,Arias-Estrada Miguel

Publisher

Springer Science and Business Media LLC

Subject

Computer Science Applications,Computer Vision and Pattern Recognition,Hardware and Architecture,Software

Link

http://link.springer.com/content/pdf/10.1007/s00138-012-0430-8.pdf

Reference25 articles.

1. Atmel: 3x3 convolver with run-time reconfigurable vector multiplier in Atmel at6000 FPGAs. http://atmel.com/dyn/resources/proddocuments/DOC0764.PDF (1999)

2. Bay H., Ess A., Tuytelaars T., Van Gool L.: Speeded-up robust features (SURF). Comput. Vis. Image Underst. 110(3), 346–359 (2008). doi: 10.1016/j.cviu.2007.09.014

3. Bonato V., Marques E., Constantinides G.A.: A parallel hardware architecture for scale and rotation invariant feature detection. IEEE Trans Circuits Syst Video Technol 18(12), 1703–1712 (2008). doi: 10.1109/TCSVT.2008.2004936

4. Bonato, V., Marques, E., Constantinides, G.A.: A parallel hardware architecture for image feature detection. In: ARC’08: Proceedings of the 4th international workshop on reconfigurable computing, pp. 137–148. Springer, Berlin (2008)

5. Bradski, G.: The OpenCV Library. Dr. Dobb’s Journal of Software Tools (2000)

Cited by 21 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Automatic Adquisition of Boundary Conditions for Realtime Fea Using Mixed Reality;2024

2. A streaming hardware architecture for real-time SIFT feature extraction;2021 International Conference on Field-Programmable Technology (ICFPT);2021-12-06

3. FPGA Based Novel Architecture for Real-time Video Stitching;2021 Innovations in Power and Advanced Computing Technologies (i-PACT);2021-11-27

4. Key Point Extraction Hardware Using SIFT Algorithm in FPGA;2021 IEEE Region 10 Symposium (TENSYMP);2021-08-23

5. Implementation of Scale Invariant Feature Transform detector on FPGA for low‐power wearable devices for prostheses control;International Journal of Circuit Theory and Applications;2021-05-02