1. Mark D. Aagaard, Robert B. Jones, and Carl-Johan H. Seger. Formal verification using parametric representations of Boolean constraints. In DAC, Proceedings of Design Automation Conference, pages 402–407, June 1999.
2. Randal E. Bryant, Derek Beatty, Karl Brace, Kyeongsoon Cho, and Thomas Sheffler. COSMOS: A compiled simulator for MOS circuits. In DAC, Proceedings of Design Automation Conference, pages 9–16, June 1987.
3. Derek L. Beatty, Randall E. Bryant, and Carl-Johann H. Seger. Synchronous circuit verification by symbolic simulation: An illustration. In Proceedings of Sixth MIT Conference on Advanced Research in VLSI, pages 98–112, 1990.
4. Valeria Bertacco, Maurizio Damiani, and Stefano Quer. Cycle-based symbolic simulation of gate-level synchronous circuits. In DAC, Proceedings of Design Automation Conference, pages 391–396, June 1999.
5. Soumitra Bose and Allan Fisher. Verifying pipelined hardware using symbolic logic simulation. In ICCD, Proceedings of the International Conference on Computer Design, pages 217–221, October 1989.