1. Derek L. Beatty, Randal E. Bryant, and Carl-Johann H. Seger, “Synchronous Circuit Verification by Symbolic Simulation: An Illustration,” Advanced Research in VLSI: Proceedings of the Sixth MIT Conference, William J. Dally, ed., MIT Press, 1990.
2. S. Bose and A. Fisher, “Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation and Temporal Logic,” IMEC-IFIP International Workshop on Applied Formal Methods For Correct VLSI Design, Luc J.M. Claesen, ed., North Holland, 1989.
3. J.R. Burch, E.M. Clarke, and D.E. Long, “Symbolic Model Checking with Partitioned Transition Relations,” VLSI '91: Proceedings of the IFIP TC 10/WG 10.5 International Conference on Very Large Scale Integration, Edinburgh, Great Britain, 1991.
4. J.R. Burch, E.M. Clarke, K.L. McMillan, and David L. Dill, “Sequential Circuit Verification Using Symbolic Model Checking,” 27th ACM/IEEE Design Automation Conference, 1990, pp. 46–51.
5. J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, and L.J. Hwang, “Symbolic Model Checking: 1020 States and Beyond,” Proceedings of the Conference on Logic in Computer Science, 1990, pp. 428–439.