1. IEEE standard for Property Specification Language (PSL). IEEE Std 1850TM, Oct (2005). http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1524461
2. IEEE standard for SystemVerilog—unified hardware design, specification, and verification language. IEEE Std 1800TM, Nov (2005). http://ieeexplore.ieee.org/xpls/abs_all.jsp?tp=&isnumber=33132&arnumber=1560791
3. Armoni, R., Fix, L., Flaisher, A., Gerth, R., Ginsburg, B., Kanza, T., Landver, A., Mador-Haim, S., Singerman, E., Tiemeyer, A., Vardi, M.Y., Zbar, Y.: The ForSpec temporal logic: a new temporal property-specification language. In: Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS). Lecture Notes in Computer Science, vol. 2280, pp. 296–211. Springer (2002)
4. Banieqbal, B., Barringer, H.: Temporal logic with fixed points. In: Proceedings of Temporal Logic in Specification 1987. Lecture Notes in Computer Science, vol. 398, pp. 62–74. Springer (1989)
5. Ben-David, S., Bloem, R., Fisman, D., Griesmayer, A., Pill, I., Ruah, S.: Automata construction algorithms optimized for PSL. Technical Report, The Prosyd Project, http://www.prosyd.org (2005)