1. Chang, L., Tang, S., King, T.-J., Bokor, J., Hu, C.: Gate length scaling and threshold voltage control of double-gate MOSFETs. In: International Electron Devices Meeting, pp. 719-722 (2000)
2. Hisamoto, D., Lee, W.-C., Kedzierski, J., Anderson, E., Takeuchi, H., Asano, K., King, T.-J., Bokor, J., Hu, C.: A folded-channel MOSFET for deep-sub-tenth micron era. In: International Electron Devices Meeting, pp. 1032–1034 (1998)
3. Yu, B., Chang, L., Ahmed, S., Wang, H., Bell, S., Yang, C.Y., Tabery, C., Ho, C., Xiang, Q., King, T.-J. et al.: FinFET scaling to 10 nm gate length. In: International Electron Devices Meeting, pp. 251–254 (2002)
4. Lu, W., Xie, P., Lieber, C.M.: Nanowire transistor performance limits and applications. IEEE Trans. Electron Devices 55, 2859–2876 (2008)
5. Loubet, N., Hook, T., Montanini, P., Yeung, C.-W., Kanakasabapathy, S., Guillom, M., Yamashita, T., Zhang, J., Miao, X., Wang, J., et al.: Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In: Symposium on VLSI Technology, pp. T230–T231 (2017)