1. “International Technology Roadmap for Semiconductors - 2003 Edition,” (2003), http://public.itrs.net.
2. H. Iwai, “CMOS downsizing toward Sub-10 nm,” Solid-State Electron, 48(4), 497 (2004).
3. F.O. Heinz et al., “Quantum transport phenomena and their modeling,” in Symposium on Nano Device Technology (2004) p. 2.
4. D.L. Scharfetter and H.K. Gummel, “Large-signal analysis of a silicon read diode oscillator,” IEEE Trans.Electron Devices, 16(1), 64 (1969).
5. S. Selberherr et al., “MINIMOS—A program package to facilitate MOS DEVICE DESIGN AND ANALYSIS,” in Numerical Analysis of Semiconductor Devices and Integrated Circuits (1979) p. 275.