Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Modeling and Simulation,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference41 articles.
1. Wong, H., Frank, D.J., Solomon, P.M.: Device design considerations for double gate, ground plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation. IEDM Tech. Dig., pp. 407-410 (1998)
2. Omura, Y., Kurihara, K., Takahashi, Y., Ishiyanma, T., Nakajima, Y., Izumi, K.: 50-nm channel nMOSFET/SIMOX with an ultrathin 2- or 6-nm thick silicon layer and their significant features of operations. IEEE Electron Device Lett. 18(5), 190–193 (1997)
3. Park, J., Colinge, J.: Multiple-gate SOI MOSFETs: device design guidelines. IEEE Trans. Electron Devices 49(12), 2222–2229 (2002)
4. Hason, S., Wang, J., Lundstrom, M.: Device design and manufacturing issues for 10 nm-scale MOSFETs: a computational study. Solid-State Electron. 48, 867–875 (2004)
5. Lopez-Villanueva, J.A., Melchor, I., Gamiz, F., Banqueri, J., Jimenez-Tejada, J.A.: A model for the quantized accumulation layer in metal-insulator-semiconductor structures. Solid-State Electron. 38(1), 203–210 (1995)
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献