1. Shimada, K., Koike, H. and Tanaka, H., “The Instruction Set Architecture of the Inference Processor UNIRED II,”Proc. of IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, IFIP Transaction A-23, North-Holland, pp. 117–128, 1993.
2. Shimada, K., “Inference Processor UNIRED II Design Specification, Volume I. Architecture” (in Japanese),Technical Report, TRIE-92-2, Information Engineering Course, Graduates School of Engineering, University of Tokyo, 1992.
3. Koike, H. and Tanaka, H., “Multi-Context Processing and Data Balancing Mechanism of the Parallel Inference Machine PIE64,”Proc. of Fifth Generation Computer Systems 1988, ICOT, pp. 970–977, 1988.
4. Takahashi, E., Shimizu, T., Koike, H. and Tanaka, H., “A Study of a High Bandwidth and Low Latency Interconnection Network in PIE64,”Proc. of Pacific Rim Conference on Communications, Computers and Signal Processing, IEEE, pp. 5–8, 1991.
5. Shimizu, T., Koike, H. and Tanaka, H., “Details of the Network Interface Processor for PIE64” (in Japanese),SIG Reports on Computer Architecture, 87–5, IPSJ, 1991.