1. S. Kumar, A. Jantsch, J. P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani. A network on chip architecture and design methodology. In Proceedings of IEEE Computer Society Annual Symposium on VLSI, IEEE, Pittsburgh, USA, pp. 105–112, 2002.
2. M. Millberg, E. Nilsson, R. Thid, S. Kumar, A. Jantsch. The Nostrum backbone-a communication protocol stack for networks on chip. In Proceedings of the 17th International Conference on VLSI Design, IEEE, pp. 693–696, 2004.
3. L. Benini, G. D. Micheli. Powering networks on chips: Energy-efficient and reliable interconnect design for SoCs. In Proceedings of the 14th International Symposium on Systems Synthesis, pp. 33–38, 2001.
4. L. Benini, G. D. Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, vol. 35, no. 1, pp. 70–78, 2002.
5. P. Guerrier, A. Greiner. A generic architecture for on-chip packet-switched interconnections. In Proceedings of Design Automation and Test in Europe Conference and Exhibition, IEEE, Paris, France, pp. 250–256, 2000.