Author:
Buyukkurt Betul,Guo Zhi,Najjar Walid A.
Publisher
Springer Berlin Heidelberg
Reference20 articles.
1. Crowe, F., Daly, A., Kerins, T., Marnane, W.: Single-Chip FPGA Implementation of a Cryptographic Co-Processor. In: International Conference on Field Programmable Technology, Brisbane (December 2004)
2. Park, J., Diniz, P.C., Shayee, K.R.S.: Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations. IEEE Transactions on Computers 53(11), 1420–1435 (2004)
3. SUIF Compiler System (2004),
http://suif.stanford.edu
4. Machine-SUIF (2004),
http://www.eecs.harvard.edu/hube/research/machsuif.html
5. Guo, Z., Najjar, W., Vahid, F., Vissers, K.: A Quantitative Analysis of the Speedup Factors of FPGAs over Processors. In: Symp. on Field-Programmable gate Arrays (FPGA), Monterrey, CA (February 2004)
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Implementation of a low‐power LVQ architecture on FPGA;IET Circuits, Devices & Systems;2017-09-21
2. Task Transition Scheduling for Data-Adaptable Systems;ACM Transactions on Embedded Computing Systems;2017-09-15
3. C2FPGA—A dependency-timing graph design methodology;Journal of Parallel and Distributed Computing;2013-11
4. Bibliography;Embedded Multi-Core Systems;2013-07-18
5. LALP: A Language to Program Custom FPGA-Based Acceleration Engines;International Journal of Parallel Programming;2011-10-04