Author:
Zhu Yongxin,Wong Weng-Fai,Andrei Ştefan
Publisher
Springer Berlin Heidelberg
Reference17 articles.
1. Aloul, F.A., Hassoun, S., Sakallah, K.A., Blaauw, D.: Robust sat-based search algorithm for leakage power reduction. In: Proc. of the 12th Int’l Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, pp. 167–177. Springer, Heidelberg (2002)
2. Bergamaschi, R.N., Wang, Y.W.: State-based power analysis for systems-on-chip. In: Proc. of the 40th Int’l Design Automation Conference (DAC-40), June 2003, pp. 638–641 (2003)
3. Brooks, D., Bose, P., Schuster, S., Jacobson, H., Kudva, P., Buyuktosunoglu, A., Wellman, J., Zyuban, V., Gupta, M., Cook, P.: Power-aware microachitecture: Design and modeling challenges for next-generation microprocessors. Micro. IEEE 20(6), 26–44 (2000)
4. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of 27th Ann. Int’l Symp. Computer Architecture (ISCA), pp. 83–94. IEEE Computer Society Process, Los Alamitos, California (2000)
5. Cai, G., Lim, C.: Architectural level power/performance optimization and dynamic power estimation. In: Cool Chips Tutorial Colocated with the 32nd Annual IEEE/ACM Int’l Symp. on Microarchitecture (MICRO-32) (November 1999)