Funder
Department of Science and Technology, India
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference30 articles.
1. F. Albu, J. Kadlec, C. Softley, R. Matousek, A. Hermanek, N. Coleman, and A. Fagan, Implementation of (normalised) RLS lattice on virtex, in Field-programmable logic and applications: 11th international conference, FPL, Belfast, Northern Ireland, UK, August 27–29, 2001 Proceedings 11 (Springer, Berlin Heidelberg, 2001), pp. 91–100
2. G. Armeniakos, G. Zervakis, D. Soudris, J. Henkel, Hardware approximate techniques for deep neural network accelerators: a survey. ACM Comput. Surv. 55(4), 1–36 (2022)
3. H. Chhajed, G. Raut, N. Dhakad, S. Vishwakarma, S.K. Vishvakarma, Bitmac: bit-serial computation-based efficient multiply-accumulate unit for DNN accelerator. Circuits Syst. Signal Process. 41, 2045–2060 (2022). https://doi.org/10.1007/s00034-021-01873-9
4. Y. Choi, D. Bae, J. Sim, S. Choi, M. Kim, L.S. Kim, Energy-efficient design of processing element for convolutional neural network. IEEE Trans. Circuits Syst. II Express Br. 64(11), 1332–1336 (2017)
5. J.N. Coleman, E.I. Chester, C.I. Softley, J. Kadlec, Arithmetic on the European logarithmic microprocessor. IEEE Trans. Comput. 49(7), 702–715 (2000)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献