Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference36 articles.
1. D.G. Bailey, The advantages and limitations of high level synthesis for FPGA based image processing, in 9th International Conference on Distributed Smart Cameras, Seville, pp. 134–139 (2015)
2. L. Benda, Hardware Acceleration for Image Processing [Online]. http://biorob2.epfl.ch/pages/studproj/birg67936/rapport.pdf
3. Cadence Encounter RTL Compiler v. 8.10 [Online]. www.cadence.com
4. J. Canny, A computational approach to edge detection. IEEE Trans. Pattern Anal. Mach. Intell. 8(6), 679–698 (1986)
5. H.K. Fung, K.H. Wong, A multiplier-less implementation of the canny edge detector on FPGA and microcontroller. Int. J. Comput. Theory Eng. 9(3), 172–178 (2017)
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献