A Simplified Realization of Zero Frequency Filter for Hardware Implementation-Reference-Cited by-同舟云学术

A Simplified Realization of Zero Frequency Filter for Hardware Implementation

Published:2020-02-19 Issue:9 Volume:39 Page:4717-4729
ISSN:0278-081X
Container-title:Circuits, Systems, and Signal Processing
language:en
Short-container-title:Circuits Syst Signal Process

Author:

Srinivas Nagapuri,Pradhan Gayadhar^ORCID,Govind D.

Publisher

Springer Science and Business Media LLC

Subject

Applied Mathematics,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s00034-020-01369-y.pdf

Reference35 articles.

1. V.L.R. da Costa, H.V. Schettino, Â. Camponogara, F.P. de Campos, M.V. Ribeiro, Digital filters for clustered-OFDM-based PLC systems: design and implementation. Digit. Signal Proc. 70, 166–177 (2017)

2. K.T. Deepak, B.D. Sarma, S.R.M. Prasanna, Foreground speech segmentation using zero frequency filtered signal, in INTERSPEECH (2012), pp. 1512–1515

3. K.T. Deepak, S. Prasanna, Epoch extraction using zero band filtering from speech signal. Circuits Syst. Signal Process. 34(7), 2309–2333 (2015)

4. N. Dhananjaya, B. Yegnanarayana, Voiced/nonvoiced detection based on robustness of voiced epochs. IEEE Signal Process. Lett. 17(3), 273–276 (2010)

5. S.H. Dumpala, K.V. Sridaran, S.V. Gangashetty, B. Yegnanarayana, Analysis of laughter and speech-laugh signals using excitation source information, in Acoustics, Speech and Signal Processing (2014), pp. 975–979

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Stable Implementation Of Voice Activity Detector using Zero-Phase Zero Frequency Resonator On FPGA;2023 IEEE International Conference and Expo on Real Time Communications at IIT (RTC);2023-10-02

2. Detection of vowel transition regions from Hindi language;Computer Speech & Language;2021-11