Author:
Darji Pallavi G.,Parikh Chetan D.
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference16 articles.
1. A VLSI layout tool. www.opencircuitdesign.com/Magic
2. T. Chen, G.G.E. Gielen, The analysis and improvement of a current-steering DACs dynamic SFDR-I: the cell-dependent delay differences. IEEE Trans. Circuits Syst. I Regul. Pap. 53(1), 3–15 (2006)
3. T. Chen, G.G.E. Gielen, A 14-bit 200 MHz current-steering DAC with switching-sequence post-adjustment calibration. IEEE J. Solid-State Circuits 42, 11 (2007)
4. J.H. Chi, S.H. Chu and T.H. Tsai, A 1.8-V 12-bit 250MS/s 25-mW self-calibrated DAC, in Proceedings of the IEEE European Solid-State Circuits Conference, pp. 222–225 (2010)
5. Z.Y. Cui, H.L. Piao, N.S. Kim, A 10-bit current steering DAC in 0.35 $$\mu $$ μ m CMOS process. Trans. Electr. Electron. Mater. 10(2), 44–48 (2009)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A 16-bit DPT-DAC over 120dBc SFDR with Signal-Phase regulation and Switching-Glitch neutralization;AEU - International Journal of Electronics and Communications;2024-03
2. Dynamic Foreground Calibration of Binary-Weighted Current-Steering DAC;Iranian Journal of Science and Technology, Transactions of Electrical Engineering;2019-04-23