Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference16 articles.
1. A. M. Abo, P. R. Gray, A 1.5 V 10-bit 14.3 MS/s CMOS pipeline analog-to-digital converter, IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599–606, 1999.
2. A. Boni, G. Chiorboli, C. Morandi, Dynamic characterization of high-speed latching comparators, Electronic Letters, vol. 36, no. 5, pp. 402–403, 2000.
3. C. J. B. Fayomi, G. W. Roberts, M. Sawan, A 1-V 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 μm CMOS technology, Proceedings IEEE Int. Symposium on Circuits and Systems, ISCAS’01, Sydney, Australia, pp. 460–463, 2001.
4. T. S. Gotarredona, B. L. Barranco, Systematic width-and-length dependent CMOS transistor mismatch characterization and simulation, Analog Integrated Circuits and Signal Processing, vol. 21, pp. 271–296, 1999.
5. S. Hosotani, T. Miki, A. Maeda, N. Yazawa, An 8-bit 20-MS/s CMOS A/D converter with 50 mW power consumption, IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 167–172, 1990.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献