Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference21 articles.
1. A. Bannon, C.P. Hurrell, D. Hummerston et al., An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range, in 2014 Symposium on VLSI Circuits Digest of Technical Papers (IEEE, 2014), pp. 1–2
2. L. Chen, X. Tang, A. Sanyal et al., A 0.7-V 0.6-$$\mu $$W 100-kS/s low-power SAR ADC with statistical estimation-based noise reduction. IEEE J. Solid State Circuits 52(5), 1388–1398 (2017)
3. Y.-H. Chung, C.-Y. Hu, C.-W. Chang, A 38-mW 7-bit 5-GS/s Time-Interleaved SAR ADC with Background Skew Calibration, in 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC) (IEEE, 2018), pp. 243–246
4. X. Ding, L. Zhang, W. Liu et al., A pattern extraction based background calibration technique for SAR ADCs. IEEE Trans. Circuits Syst. II Express Briefs 69(1), 10–14 (2022)
5. H. Fan, Y. Wang, Q. Wei et al., Capacitor recombination algorithm combined with LMS algorithm in 16-bit SAR ADC with redundancy. Circuits Syst Signal Process (2023)