Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference23 articles.
1. A. Amira, A. Bouridane, P. Milligan, P. Sage, A high throughput FPGA implementation of a bit-levelmatrix-matrix product, in Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, (2000), pp. 396–399
2. N. Anane, H. Bessalah, M. Issad, K. Messaoudi, Hardware implementation of variable precision multiplication on FPGA, in 4th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, (2009), pp. 77–81
3. R.K. Bathija, R.S. Meena, S. Sarkar, R. Sahu, Low power high speed $$16\times 16$$ 16 × 16 bit multiplier using Vedic mathematics. Int. J. Comput. Appl. 59(6), 41–44 (2012)
4. F. Bensaali, A. Amira, A. Bouridane, An FPGA based coprocessor for large matrix product implementation, in IEEE International Conference on Field-Programmable Technology (FPT), (2003), pp. 292–295
5. F. Bensaali, A. Amira, R. Sotudeh, Floating-point matrix product on FPGA, in IEEE/ACS International Conference on Computer Systems and Applications (AICCSA), (2007), pp. 466–473
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献