Funder
Ministry of Science and Technology, Taiwan
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference24 articles.
1. A. Ardakani, C. Condo, M. Ahmadi, W.J. Gross, An Architecture to accelerate convolution in deep neural networks. IEEE Trans. Circuits Syst. I Regul. Pap. 65(4), 1349–1362 (2018)
2. L. Bai, Y. Zhao, X. Huang, A CNN accelerator on FPGA using depthwise separable convolution. IEEE Trans. Circuits Syst. II Express Briefs 65(10), 1415–1419 (2018)
3. W. Chen, Z. Wang, S. Li, Z. Yu and H. Li, Accelerating compact convolutional neural networks with multi-threaded data streaming. 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), (2019) pp. 519–522
4. Y.-H. Chen, T. Krishna, J.S. Emer, V. Sze, Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J. Solid-State Circuits 52(1), 127–138 (2017)
5. Y.-H. Chen, T.-J. Yang, J. Emer, V. Sze, Eyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices. IEEE J. Emerg. Sel. Top. Circuits Syst. 9(2), 292–308 (2019)