Author:
Rachh Rashmi Ramesh,Mohan P. V. Ananda,Anami B. S.
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference28 articles.
1. Advanced encryption standard (AES), Federal Information Processing Standards Publications FIPS 197. http://csrc.nist.gov/publication/fips-197.pdf , November 2001
2. P. Chodowiec, K. Gaj, P. Bellows, B. Schott, Experimental testing of the gigabit IPSec-compliant implementations of Rijndael and triple DES using SLAAC-1V FPGA accelerator board, in Proc. Information Security Conference, Malaga (2001), pp. 220–234
3. M. Fayed, M. El-Kharashi, F. Watheq Gebali, A high-speed, fully-pipelined VLSI architecture for real-time AES, in 4th International Conference on Information & Communications Technology (2006)
4. Lecture Notes in Computer Science;K. Gaj,2003
5. T. Good, M. Benaissa, Very small FPGA application specific instruction processor AES. IEEE Trans. Circuits Syst. 53(7), 1477–1486 (2006)
Cited by
16 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献