Ultra-Low-Power and Fast Voltage Level Shifter Using Muller C-Cell for VLSI Systems-Reference-Cited by-同舟云学术

Ultra-Low-Power and Fast Voltage Level Shifter Using Muller C-Cell for VLSI Systems

Published:2022-07-14 Issue:11 Volume:41 Page:6530-6546
ISSN:0278-081X
Container-title:Circuits, Systems, and Signal Processing
language:en
Short-container-title:Circuits Syst Signal Process

Author:

Rajendran Selvakumar^ORCID,Chakrapani Arvind^ORCID

Publisher

Springer Science and Business Media LLC

Subject

Applied Mathematics,Signal Processing

Link

https://link.springer.com/content/pdf/10.1007/s00034-022-02098-0.pdf

Reference26 articles.

1. M. Alioto, Ultra-low power VLSI circuit design demystified and explained: a tutorial. IEEE Trans. Circuits Syst. I Regul. Pap. 59(1), 3–29 (2012)

2. V.J. Arulkarthick, R. Selvakumar, C. Arvind et al., High performance contention-eased full-swing level converter for multi-supply voltage systems. Sādhanā 46(4), 220 (2021)

3. F. Assaderaghi et al., Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI. IEEE Trans. Electron Devices 44(3), 414–422 (1997)

4. Y. Cao et al., A compact 31.47 fJ/conversion sub-threshold level shifter with wide conversion range in 65 nm MTCMOS. IEEE Access 6, 54976–54981 (2018)

5. S.M. Kang, Y. Leblebici, C. Kim, CMOS Digital Integrated Circuits: Analysis and Design (Tata McGraw-Hill Education Private Limited, New Delhi, 2016)

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Stochastic Dynamic Economic Dispatch of Power Systems Taking Into Account Risk Factors;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23