Author:
Khateb Fabian,Kumngern Montree,Spyridon Vlassis,Psychalinos Costas
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference35 articles.
1. J.M. Carrillo, G. Torelli, R. Pérez-Aloe, F. Duque-Carrillo, 1-V rail-to-rail bulk-driven CMOS OTA with enhanced gain and gain-bandwidth product, in Proc. ECCTD (2005), pp. 261–264
2. J.M. Carrillo, G. Torelli, R. Pérez-Aloe, J.M. Valverde, J.F. Duque-Carrillo, Single-pair bulk-driven CMOS input stage: a compact low-voltage analog cell for scaled technologies. Integration VLSI J. 43, 251–257 (2010)
3. H.P. Chen, Universal voltage-mode filter using only plus-type DDCCs. Analog Integr. Circuits Signal Process. 50, 137–139 (2007)
4. H.P. Chen, K.H. Wu, Single DDCC-based voltage-mode multifunction filter. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 90-A, 2029–2031 (2007)
5. H.P. Chen, Versatile universal voltage-mode filter employing DDCCs. AEÜ, Int. J. Electron. Commun. 63, 78–82 (2009)
Cited by
36 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献