1. A. L. Dexter, Microcomputer Bus Structures and Bus Interface Design, pp.41–69, Marcel Dekker, New York, 1986.
2. D. Tabak, Multiprocessors, pp.67–102, Prentice Hall, Englewood Cliffs, New Jersey, 1990.
3. C. Y. Choi, K.-W. Rim, B. K. Park, and H. Shin, “Design and Performance of a Highly Pipelined Bus for Shared Memory Multiprocessor,” Proc. 20th EUROMI-CRO Conf., pp.451–456, Liverpool, England, Sep. 5–8, 1994.
4. D. Del Corso, H. Kirrman, and J. D. Nicoud, Microcomputer Buses and Links, pp.127–161, Academic Press, London, 1986.
5. G. Cioffi and P. Velardi, “A Fully Distributed Arbiter for Multiprocessor Systems,” Microprocessing and Microprogramming, Vol.11, No.1, pp.15–22, Jan. 1983.