1. W. Carter, K. Duong, R. H. Freeman, et al. A user programmable reconfigurable gate array. Proc. of the 1986 CICC, Rochester, NY, USA, 1986, 233–235.
2. S. Brown, R. J. Francis, J. Rose, et al. Field Programmable Gate Arrays. Boston, Kluwer Academic Publishers, 1992, 87–167.
3. D. E. Goldberg. Genetic Algorithms in Search, Optimization, and Machine Learning. MA, Addison Wesley, 1989, 1–56.
4. M. Yang, A. E. A. Almaini. An evolutionary approach for symmetrical FPGA placement. Proc. of the 2005 IEEE Ph.D. Research in Microelectronics and Electronics (PRIME’05), Lausanne, Switzerland, 2005, 143–146.
5. A. E. A. Almaini, N. Zhuang, F. Bourset. Minimisation of multioutput Reed-Muller binary decision diagrams using hybrid genetic algorithm. IEE Electronics letters, 31(1995)20, 1722–1723.