Author:
Jha Chandra Mohan,Choobineh Leila,Jain Ankur
Reference23 articles.
1. Ang Boon Chong, “Multi Chip Packaging (MCP) or Not MCP?”, Proc of the International MultiConference of Engineers and Computer Scientists (IMECS), vol. II, Mar. 2012
2. Alam, S.M., Jones, R.E., Pozder, S., Chatterjee, R., Jain, A., ‘Interstratum connection design considerations for cost-effective 3-D system integration’, IEEE Trans VLSI Systems, 18(3), pp. 450-460, 2010. (DOI:
10.1109/TVLSI.2008.2011910
).
3. Banerjee, K., Souri, S.J., and Saraswat, K. C., ‘3-D ICs: A novel chip design for improving deep submicron interconnect performance and systems-on-chip integration’, Proc. IEEE, 89(5), pp. 602-633, 2001.
4. Brunschwiler T., Michel B., Rothuizen H., Kloter U., Wunderle B., Oppermann H. and Reichl H., “Interlayer Cooling Potential in Vertically Integrated Packages,” Microsystem Technol., 15(1), pp. 57-74, 2009.
5. Choobineh, L., Jain, A., ‘Analytical solution for steady-state and transient temperature field in vertically integrated three-dimensional integrated circuits (3D ICs)’, IEEE Trans Components, Packaging & Manufacturing Technologies,
2(12), pp. 2031-2039, 2012. (DOI:
10.1109/TCPMT.2012.2213820
).
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献