1. Moore, G.E.: Cramming more components onto integrated circuits. Electronics Magazine, p. 4. (1965). Retrieved 2006-11-11
2. Doe, P.: Bosch: deep etch tools on target for 100μm/min throughput in 2-3 years. Solid State Technology (2013)
3. Allan, R.: 3D IC technology delivers the total package. Electronic Design (2012)
4. Katske, H., Damberg, P., Bang, K.M.: Next generation PoP for processor and memory stacking. ECN, March 2010
5. Solberg, V., Gary, G.: Performance evaluations of stacked CSP memory modules. Electronics Manufacturing Technology Symposium (2004). IEEE/CPMT/SEMI 29th International, August 1, 2010