1. D. Harris, Logical effort of higher valency adders, Conf. Rec. Thirty-Eighth Asilomar Conf. Signals, Syst. Comput. 2004, pp. 1358–1362, 2004
2. D. Harris, I. Sutherland, Logical effort of carry propagate adders, Thrity-Seventh Asilomar Conf. Signals, Syst. & Comput. 2003, vol. 1, pp. 873–878, 2003
3. D. Patil, O. Azizi, M. Horowitz, R. Ho, R. Ananthraman, Robust energy-efficient adder topologies, 18th IEEE Symp. Comput. Arith. (ARITH ’07), pp. 16–28, 2007
4. B.R. Zeydel, D. Baran, V.G. Oklobdzija, Energy-efficient design methodologies: high-performance VLSI adders. IEEE J. Solid-State Circuits 45(6), 1220–1233 (2010)
5. R. Zlatanovici, S. Kao, B. Nikolic, Energy–delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example. IEEE J. Solid-State Circuits 44(2), 569–583 (2009)