1. Chouliaras, V.A., et al.: A Multi-Standard Video Accelerator based on a Vector Architecture. IEEE Trans. Consum. Elec. 51(1) (February 2005)
2. Nunez, J.L., Chouliaras, V.A.: High-performance Arithmetic Coding VLSI Macro for the H264 Video Compression Standard. IEEE Trans. Consum. Elec. 51(1) (February 2005)
3. Huang, Y.-W., Hsieh, B.-Y., Chen, T.-C., Chen, L.-G.: Hardware Design for H.264/AVC Intra Frame Coder. In: Proc. of IEEE ISCAS 2004, vol. 2, pp. II-269–272 (2004)
4. Wang, R.G., Li, J.T., Huang, C.: Motion Compensation Memory Access Optimization Strategies for H.264/AVC Decoder. In: Proc. of IEEE ICASSP 2005, vol. 5, pp. 97–100 (2005)
5. Stevens, A.: Level 2 Cache for High-performance ARM Core-based SoC System, White-paper ARM (January 2004),
http://www.arm.com/