Author:
Ferrão Daniel Lima,Reis Ricardo,Güntzel José Luís
Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. Chen, H.-C., Du, D.: Path Sensitization in Critical Path Problem. IEEE Transactions on CAD of Integrated Circuits and Systems 12(2), 196–207
2. Devadas, S., Keutzer, K., Malik, S.: Computation of Floating Mode Delay in Combinational Circuits: Theory and Algorithms. IEEE Transactions on Computed-Aided Design of Integrated Circuits and Systems 12(12), 1913–1923
3. Chang, H., Abraham, J.A.: VIPER: An Efficient Vigorously Sensitizable Path Extractor. In: 30th ACM/IEEE Design Automation Conference, pp. 112–117 (1993)
4. Devadas, S., Keutzer, K., Malik, S., Wang, A.: Computation of Floating Mode Delay in Combinational Circuits: Practice and Implementation. IEEE Transactions on Computed-Aided Design of Integrated Circuits and Systems 12(12), 1924–1936
5. Silva, L.G., et al.: Realistic Delay Modeling in Satisfiability-Based Timing Analysis. In: IEEE Intl. Symposium on Circuits & Systems (ISCAS), vol. 6, pp. 215–218 (1998)