Author:
Sato Toshinori,Tanaka Yuu,Sato Hidenori,Funaki Toshimasa,Koushiro Takenori,Chiyonobu Akihiro
Publisher
Springer Berlin Heidelberg
Reference26 articles.
1. Bhargava, R., John, L.: Latency and energy aware value prediction for high-frequency processors. In: 16th International Conference on Supercomputing (June 2002)
2. Borkar, S.: Microarchitecture and design challenges for gigascale integration. In: 37th International Symposium on Microarchitecture, Keynote (December 2004)
3. Chandrakasan, A.P., Brodersen, R.W.: Minimizing power consumption in digital CMOS circuits. Proceedings of IEEE 83(4) (April 1995)
4. Chaparro, P., Gonzalez, J., Gonzalez, A.: Thermal-effective clustered microarchitecture. In: 1st Workshop on Temperature Aware Computer System (June 2004)
5. Codrescu, L., Wills, D.: On dynamic speculative thread partitioning and the MEM-slicing algorithm. In: 8th International Conference on Parallel Architectures and Compilation Techniques (October 1999)