Author:
Colombo L.,Rotondaro A.L.P.,Visokay M.R.,Chambers J.J.
Publisher
Springer Berlin Heidelberg
Reference118 articles.
1. Agnello PD (2002) “Process Requirements for Continuing Scaling of CMOS — The Need and Prospects for Atomic Level Manipulation.” IBM Journal of Research and Development 46,2/3: 317–338
2. Bagchi S, Grant JM, Chen J, Samavedam S, Huang F, Tobin P, Conner J, Prabhu L, and Tiner M, (2000) in Fully depleted SOI devices with TiN gate and elevated source-drain structures. Technical Digest of IEEE International Electron Device Meeting, pp. 56–57
3. Bao TI, Ko CC, Song JY, Li LP, Lu HH, Lu YC, Chen YH, Jang SM, and Liang MS, (2002) in 90nm Generation Cu/CVD Low-k (k < 2.5) Interconnect Technology. Technical Digest of IEEE International Electron Device Meeting, pp. 583–586
4. Buchanan DA, Gusev EP, Cartier E, Okorn-Schmidt H, Rim K, Gribelyuk MA, Mocuta A, Ajmera A, Copel M, Guha S, Bojarczuk N, Callegari A, D'Emic C, Kozlowski P, Chan K, Fleming RJ, Jamison PC, Brown J, and Arndt R, (2000) in 80nm poly-silicon gated n-FETs with ultrathin Al2O3 gate dielectric for ULSI applications. Technical Digest of IEEE International Electron Device Meeting, pp. 223–226
5. Callegari A, Gousev E, Zabel T, Lacey D, Gribelyuk M, and Jamison P (2002) “Thermal stability of polycrystalline silicon/metal oxide interfaces.” Applied Physics Letters 81,22: 4157–4158