Extension of Conventional Devices by Nanotechniques
Publisher
Springer-Verlag
Reference18 articles.
1. Xu Q, Qian H, Yin H, Jia L, Ji H, Chen B, Zhu Y, Liu M, Han Z, Hu H, Qiu Y, Wu D (2001) The Investigation of Key Technologies for Sub-0.1µm CMOS Device Fabrication. IEEE Trans On ED, vol 48, p 1412–1420 2. Wann C, Assaderaghi F, Shi L, Chan K, Cohen S, Hovel H, Jenkins K, Le Y, Sadana D, Viswanathan R, Wind S, Taur Y (1997) High-Performance 0.07-µm CMOS with 9.5-ps Gate Delay and 150 GHz fT. IEEE Elec Dev Lett, vol 18, p 625–627 3. Iwai H, Momose HS. Ultra-thin gate oxides-performance and reliability. 4. Ono M, Saito M, Yoshitomi T, Fiegna C, Ohguro T, Iwai H (1995) A 40-nm gate length n-MOSFET. IEEE Trans Elec Dev, vol 42, p 1822–1830 5. Taur Y, Mil YJ, Frank DJ, Wong HS, Buchanan DA, Wind SJ, Rishton SA, Sai-Halasz GA, Nowak EJ (1995) CMOS scaling into the 21st century: 0.1 µm and beyond. IBM J Res Develop, vol 39, p 245
|
|