The Input Buffer
Publisher
Springer-Verlag
Reference4 articles.
1. T. Kobayashi et al., “A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture”, IEEE Journal of Solid State Circuits, Vol. 28, No 4, (April 1993).
2. H. Miyamoto et al., “Improved Address Buffers, TTL Input Current Reduction, and Hidden Refresh test Mode in a 4-Mb DRAM”, IEEE Journal of Solid State Circuits, Vol. 25, No 2, (April 1990).
3. C. Wang et al., “A 3.3-V/5-V Low Power TTL-to-CMOS Input Buffer”, IEEE Journal of Solid State Circuits, Vol. 33, No 4, (April 1998).
4. C. Yoo et al., “A Static Power Saving TTL-toCMOS Input Buffer”, IEEE Journal of Solid State Circuits, Vol. 30, No 5, (May 1995).