Publisher
Kluwer Academic Publishers
Reference27 articles.
1. T. Kuroda, and T. Sakurai, “Overview of low-power ULSI circuit techniques,” IEICE Trans. On Electronics, vol. E78-C, no. 4, pp. 334–344, April 1995.
2. T. Kuroda, “CMOS design challenges to power wall,” in Proc. of International Microprocesses and Nanotechnology Conference, pp. 6–7, Nov. 2001.
3. T. Kuroda, “Low power CMOS design challenges,” IEICE Trans. Electronics, vol. E84-C, no. 8, pp. 1021–1028, Aug. 2001.
4. Chandrakasan, S. Sheng, and R. Brodersen, “Low-power CMOS digital design,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 473–484, Apr. 1992.
5. K. Nose, and T. Sakurai, “Optimisation of VDD and VTH for Low-Power and High-Speed Applications,” in Proc. of ASPDAC, pp. 469–474, Jan. 2000.