1. K. Bernstein & N. J. Rohrer, “SOI Circuit Design Concepts”, Kluwer Academic Publishers, January 2000, ISBN 0-7923-7762-1
2. D. H. Allen, et. al., “A 0.2um 1.8V SOI 550MHZ 64b PowerPC microprocessor with copper interconnects”, Proceedings of 1999 IEEE ISSCC, 1999, pp. 438–439.
3. A. Wei, et. al., “Minimizing floating body induced threshold voltage variation in partially depleted SOI CMOS” IEEE Electron Device Letters, Vol 17, Aug 1996, pp. 391–394.
4. J. Uyemura, “CMOS Logic design style”, Kluwer Academic Publishers.
5. C. Kim at el., “Parallel Dynamic Logic with speed enhance skewed static logic”, ISCAS 2000.