Publisher
Kluwer Academic Publishers
Reference23 articles.
1. Vittal A. and Marek-Sadowska M. “Crosstalk reduction for VLSI”. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, 16(3), March 1997.
2. ITRS. International Roadmap for Semiconductors: 2001, 2001.
3. Avant! Corp. Star-Hspice 2001.2, June 2001.
4. Alpert C. J., Devgan A., and Quay S. T. “Buffer insertion for noise and delay optimization”. IEEE Trans. on Computer Aided Design of Integrated Circuits, 18(11), November 1999.
5. Rubio A., Pons J., and Anglada R. “A Crosstalk Tolerant Latch Circuit”. IEE Proceedings on Circuits, Devices and Systems, 38(1), February 1992.