Author:
Kanekawa Nobuyasu,Miyoshi Takashi,Fujita Masahiro,Matsumoto Takeshi,Yoshida Hiroaki,Jo Satoshi,Kajihara Seiji,Ohtake Satoshi,Imai Masashi,Yoneda Tomohiro,Takizawa Hiroyuki,Gao Ye,Sato Masayuki,Egawa Ryusuke,Kobayashi Hiroaki
Reference42 articles.
1. N. Kanekawa, Trends in fault causes and challenges for the future. Trans. Reliab. Eng. Assoc. Jpn. 35(8), 509–510 (2013)
2. G.E. Moore, Cramming more components onto integrated circuits. Electron. Mag. 38(8), 114–117 (1965)
3. T.J. O’Gorman et al., Field testing for cosmicray soft error in semiconductor memories. IBM J. R&D 40(1), 41–50 (1996)
4. E. Ibe, Current and future trend on cosmic-ray-neutron induced single event upset at the ground down to 0.1-micron-device, in The Svedberg Laboratory Workshop on Applied Physics, Uppsala, No. 1, 3 May 2001
5. Y. Sato et al., DART: dependable VLSI test architecture and its implementation, in Proceedings of International Test Conference (ITC’12), paper 15.2 (2012)