1. IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800 TM-2012, Chaps. 16, 19 (2012)
2. IEEE Standard for Property Specification Language (PSL), IEEE Std 1850TM-2005 (2005), pp. 101–111
3. M. Fahim Ali, A. Veneris, A. Smith, S. Safarpour, R. Drechsler, M. Abadir, Debugging sequential circuits using Boolean satisfiability, in IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004 (2004), pp. 204–209
4. S. Jo, T. Matsumoto, M. Fujit, SAT-based automatic rectification and debugging of combinational circuits with LUT insertions. Test Symposium (ATS), 2012 IEEE 21st Asian (2012), pp. 19–24
5. M. Fujita, S. Jo, S. Ono, T. Matsumoto, Partial synthesis through sampling with and without specification. ICCAD 2013, 787–794 (2013)