1. Liu J. and Lin X., “Equalization in High-Speed Communication Systems”, IEEE Circuits and Systems Magazine, Vo.4, No. 2, 2004, pp4–17
2. Bertozzi D. and Benini L., “Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip”, IEEE Circuits and Systems Magazine, Vo.4, No. 2, 2004, pp18–31
3. Rajsuman, R., “System-on-a-Chip Design and Test”, Artech House Publishers, USA, 2000, ISBN 1-58053-107-5
4. Sauer C. et al. “Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express”, Proceedings of the International Conference on Parallel Computing in Electrical Engineering, 2004, pp129–134
5. Baosheng W. et al., “Yield, overall test environment timing accuracy, and defect level trade-offs for high-speed interconnect device testing”, Proceedings of the 12th Asian Test Symposium, 2003, pp348–353