1. International Technology Roadmap for Semiconductors, 2003 Edition, “Executive Summary”
2. International Technology Roadmap for Semiconductors, 2003 Edition, “Test and Test Equipment”
3. Hurst S., “VLSI Testing digital and mixed analogue/digital techniques”, IEE, 1998, ISBN 0-85296-901-5
4. Rajsuman, R., “System-on-a-Chip Design and Test”, Artech House Publishers, USA, 2000, ISBN 1-58053-107-5
5. Rivoir J., “Lowering cost of test: parallel test or low-cost ATE?” Proceedings of the 12th Asian Test Symposium, 2003, pp360–363