Abstract
AbstractSecure adiabatic logics are identified as the optimal solution for cryptographic modules. We previously proposed an adiabatic logic called Current-Pass Optimized Symmetric Pass Gate Adiabatic Logic (CPO-SPGAL). The proposed CPO-SPGAL realizes a flat current waveform by considering the current path compared with conventional adiabatic logics. In this paper, to confirm more details about countermeasure against power analysis attacks, we compare S-box circuits based on the conventional and proposed adiabatic logics which are implemented using 0.18 $$\upmu $$
μ
m standard CMOS. From the SPICE simulation for correlation power analysis (CPA), 409,600 power consumption traces are obtained, and the hamming distance/weight are calculated. The simulation results show that the proposed S-box is more resistant to CPA attacks than the existing adiabatic S-boxes.
Publisher
Springer Science and Business Media LLC
Reference11 articles.
1. Tiri K, Akmal M, Verbauwhede I. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power. Proc ESSCIRC. 2002;2002:403–6.
2. Bucci M, Giancane L, Luzzi R, Trifiletti A. Three-phase dual-rail precharge logic. Proc Cryptogr Hardw Embed Syst (CHES). 2006;2006:232–41.
3. Monteiro C, Takahashi Y, Sekine T. Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level. Microelectron J. 2013;44(6):496–503.
4. Avital M, Dagan H, Levi I, Keren O, Fish A. DPA-secured quasi-adiabatic logic (SQAL) for low-power passive RFID tags employing S-boxes. IEEE Trans Circuits Syst I. 2015;62(1):149–56.
5. Monteiro C, Takahashi Y, Sekine T. Low-power secure S-box circuit using charge-sharing symmetric adiabatic logic for advanced encryption standard hardware design. IET Circuits Devices Syst. 2015;9(5):362–9.